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INTRODUCTION
This final report covers the accomplishments made during the performance of the
investigation into the combination of Complementary MOS and Complementary Bipolar
circtuits on a monolithic silicon chip. The resitlts of this effort cleariy demonstrates
feasibility. The data shows that enhanced electrical performance can be c\1)ected
with this new technology.
Study Program
The development program was deviled into two word: ph^ises. Phase I consisted of the
design and fabrication of a special engineering photo-resist mask set and an investigation
of the wafer processing techniques required to determine initial feasibility. Phase II
consisted of the fabrication of readAvrite buffer eirciitts using a second set of masks. This
new technology has been named "Complementary-squared" or simply "C2"
Complementary-squared (C 2 ) PROC ESSING:
The diffusion development effort centered around the fabrication of a compatible high beta
PNP. Roth a "lateral" PNP and a "substrate" PNP approach were eliminated as candidates
for C2 . The final structure used is the familiar vertical planar PNP. Additional investi-
gations to determiTe the mininmrn fabrication steps and the processing reproducibility
were also completed during Phase T. Figure #1 shows a cross-sectional view of the C2
structure. The *process reriuires only two additional steps versus that of C MOS only.
The bipolar transistor process was specially designed to achieve the high emitter-hasc
reverse breakdown voltages required for the read/write buffer circuits. Typical electrical
characteristics are shmvn in Figure #2 for both the bipolar and C MOS devices.
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PHASE I ELECTRICAI. RESULTS:
The mask set of Phase I was designated SD 5610. The first group of wafers completely
processed using these masks clearly demonstrated the feasibility of C 2 . The dynamic
performance showed that v1th a capacitive load of greater than 470 pico-farad, speeds in
cxecss of ene megaliertz could he achieved. The static power consumption achieved with
these circuits was typically much less than 100 nano-watts.
The Gnecessful completion of Phase I marked the beginning of an entirely new and
exciting technology.
PHASE, 1I
The circuits developed during phase II are shown in Figure #3 and #4. These devices are
designated SD 5615-2 and SD 5615-3 respectively. A simple inverting output buffer was
evaluated as shown in Figure #5 (SD 515-1). Ten samples of each circuit have been
furnished to YASA for further evaluation. The wiring diagrams are shown in Fimire 4[6.
Table I shows the data for the SD 5615-1 device.
BT-DMECTTONAL DRIVER PERFORMANCE:
The data collected on circuits # SD 5615-2 and SD 5615-3 is represented in tables II and
III. The high leakage crnrrents associated with these devices are a result of the low
1
HVCEO of the PNP devices. The RVCEO values were a result of extremely narrow base-
widths for these devices. It has already been shown in Phase I that these high leakage
levels are not inherent in the C 2 process, anal identical dynamic performance fir low
leakage devices (nano-amperes) would he experienced.
9*
C MOS verses C2
The evaluation of the dynamic characteristics clearly shows the advantages of C 2 over
that of C MOS.
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C MOS versus C 2 (Cont'd)
This is represented graphically in figure #7. Here, the rise and fall times are plotted
verses lead capacitance for the case of Vdd +10Volts (S D 5615-2). The C MOS in-
verter used for this graph has w/1 .ratio canal to 100 for both the N alld file P ellalunel
devices. It is apparent from this data that a ten to one speed improvement can be
realized by using the C 2 technology.
BUFFER CIRCUIT EVALUATION
The two bi-directional driver eirct&3 were compared dynamically in both the input and
otitntui; modes of operation. In the output or driving mode the SD 5615-2 circuit exhibits
extremely long fall times. This is flue to the fact that the bases of the bipolar devices
are not turned off thru MOS devices. Rather, th^ bipolar device that should he off (depend-
ing upon the input state), is left ''floating" such that cuirrent can continue to flow until the
device capacitances are discharged. The fact that only the fall time is affected indicates
that the NPN charge storage time is much greater than that of the PNP. The SD 5615-2
circuit does not suffer from this problem clue to the "push-pull" effect achieved by
driving the bipolar bases from a common C MOS inverter. In the input or data
acceptance mode the SD 5615-2 circuit has an undesireable property. This circuit loads
gown the output as expected due to the fact that the bipolar devices are not turned off as
ic4 the case with the SD 56151-3 device. The loading effects of both circuits were evaluated
by using a C MO S inverter to drive into the bipolar output and then ni^asuring transition
times. These times were in turn translated into effective capacitances. The SD 56151-2
represented a load from 200 to 1000 pico-farads and the SD 5615-:3 represented essentially
zero load to the C MM inverter.
to
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BUFFER CIRCUIT EVALUATION - Cont'd:
The circuit comparisons show that an optimum design can be achieved by combining
the best aspects of these t-wo circuits. This optimum design is shown in Figure Ps, and
it will result in the fastest switching response and minimum output loading.
1,0W VOLTAGE OPFRATTON
Circuit	 5615-2 was evaluated at a supply voltage equal to +5 volts. The results of
these tests are extr^melt' significant in that no degradation of dynamic performance was
obC er. ved under high loading conditions in terms rise and fall times. Figure #9 shows a
comparison of C MOS and C 2 in terms of switching response versus supply voltage.
The fact that the C 2 fall time increases at higher supply voltage indicates that the effective
series collector resistance increases chic to current saturation. However, the supply
range from -45 to +10 volts is of prime import;ince. Tn this voltage range the speed ndvant;ugc
of C" versus C MOS varies from a factor of ten (at 1 n volts) to a factor of approximately
twenty-five (at 5 volts).
The fact that the switching speed of C MOS at low voltage is quite poor, has inhibited its
usefuinc:ss as an interface with standard TTL logic. The new C 2 technology offers theIt
user direct TTL interface at high. speed,.
C 2 GEOMET RY CONSME,1 ATTOI`:S
Three MOS inverter geometries (w/1 ratios) and two bipolar geometries were evaluated
in terms of dynarnic performance.
The ST) 5G10 device contained three C MOS inverter sizes, which were; W/L - 100,
W/L - 50, and W/L -= 25. These devices were evaluated in terms of driving capability
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for the bipolar outputs. The results of this investigation is shown in higurc 10.
plotted parameters are propagation delay plus transition time verG , is inverter size for
both logic states. The conditions were N'nn 	 1-10 volts an[l CL - 120 pieo-farads.
The results show that the larger inverter sizes increase the maximum operating
frequency	 c-Z)ected. This, the minimum inverter size required of any new circuit
desif*ns will he a function of the requirements in terms of dynamic performance.
The bipolar devices were evalmatcd similarl y using a constant inverter size of W/L - 100.
The tivo bipolar sizes (total area for both the NPN and the PNP) were 212 mil and 408 mi12.
The results of this investigat.ion is plotted (Fimire 4111) in terms of' propagation delay plus
transition time versus capacitive ioad for both buffer sizes, kV Dn = +10 volts).
results Shaw that there i s very little difference in terms of ma-di mn operating frequency.
This suggests thnt perhaps even smaller bipolar sizes could be used in future desigms.
nrrY" A 71T. A rrn A T-%T nr.177=
This stncly program shows that both a speed improvement and a chip size improvoment can
be nehieved with the new C` technolo!,r.V.
The area cons>»ned by a typical output C ATOS inverter (\V/T,--100) is 176 mil'. The
0
bipolar output buffer of the SD 561.0 device is onl y 212 mil". The increase in area of the
bipolar devices is very minimal considering the tremendous gain in dynamic response.
This very small increase in area makes C 2 very attractive for use as output buffers and
also i nternal buffers such as clock line drivers.
C ONC , 1 15TON
The suceessfnl completion of this study program has lead to the following conclusions:
2Both high speed and low leakage can be obtained using C.
CONCLUSION - Cont'd
2) Only two additional process steps are necessary for the fahrication of C versus
C MOS a rnc.
3) Loth t3j)cs of bi-directional buffer circuits functional electrically and pointed the
way to a nev. - cr optimum designs.
4) The SD 5(;15-.'-') 	 nearly zero load in the input mode of operation.
5) C 2 offers a dynamic performance improvement from 10 to 25 times that of C MOS.
G) The observed high speed performance at -+ ► volts is compatible with conventional
TTL circuits.
7) Chip area is not apprecialibly increased by itsin(; C2.
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